Taiwan researchers engineer interface only 0.42 nm thick to improve next-gen MoS2 transistors

Researchers from National Yang Ming Chiao Tung University and TSMC have developed a new interface design for atomically thin transistors. They created a 0.42-nanometre aluminium oxide layer between monolayer MoS2 and a hafnium oxide dielectric. The design helped the transistors maintain strong electrical control and carrier transport while using an extremely thin insulating layer.

By TOI Tech Desk